Regviz

Silicon Labs /SiM3_NRND /SIM3L168_A /PMU_0 /CONFIG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONFIG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/SiM3_NRND/SIM3L168_A/PMU_0/CONFIG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ENABLED)VBATMONEN 0 (HIGHZ)VDRVSMD 0 (DISABLED)CPEN 0CPLOAD

VBATMONEN=ENABLED, CPEN=DISABLED, VDRVSMD=HIGHZ

Description

Module Configuration

Fields

VBATMONEN

VBAT Monitor Disable.

0 (ENABLED): Enable the 0.8 V VBAT monitor.

1 (DISABLED): Disable the 0.8V VBAT monitor.
VDRVSMD

VDRV Switch Mode.

0 (HIGHZ): High-Z.

2 (VBAT): VBAT connected to VDRV.

3 (VDC): DC-DC output connected to VDRV.
CPEN

Low Power Charge Pump Enable.

0 (DISABLED): undefined

1 (ENABLED): undefined
CPLOAD

Charge Pump Load Setting.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data